### **General Description**

The MAX1332/MAX1333 2-channel, serial-output, 12-bit, analog-to-digital converters (ADCs) feature two true-differential analog inputs and offer outstanding noise immunity and dynamic performance. Both devices easily interface with SPI™/QSPI™/MICROWIRE™ and standard digital signal processors (DSPs).

The MAX1332 operates from a single supply of +4.75V to +5.25V with sampling rates up to 3Msps. The MAX1333 operates from a single supply of +2.7V to +3.6V with sampling rates up to 2Msps. These devices feature a partial power-down mode and a full power-down mode that reduce the supply current to 3.3mA and 0.2 $\mu$ A, respectively. Also featured is a separate power supply input (DV<sub>DD</sub>) that allows direct interfacing to +2.7V to +3.6V digital logic. The fast conversion speed, low power dissipation, excellent AC performance, and DC accuracy (±0.6 LSB INL) make the MAX1332/MAX1333 ideal for industrial process control, motor control, and base-station applications.

The MAX1332/MAX1333 are available in a space-saving (3mm x 3mm), 16-pin, TQFN package and operate over the extended (-40 $^{\circ}$ C to +85 $^{\circ}$ C) temperature range.

### **Applications**

Data Acquisition Bill Validation Motor Control Base Stations High-Speed Modems Optical Sensors Industrial Process Control

### Features

- 3Msps Sampling Rate (+5V, MAX1332)
- 2Msps Sampling Rate (+3V, MAX1333)
- Separate Logic Supply: +2.7V to +3.6V
- Two True-Differential Analog Input Channels
- Bipolar/Unipolar Selection Input
- Only 38mW (typ) Power Consumption
- Only 2µA (max) Shutdown Current
- High-Speed, SPI-Compatible, 3-Wire Serial Interface
- ♦ 2MHz Full-Linear Bandwidth
- 71.4dB SINAD and -93dB THD at 525kHz Input Frequency
- No Pipeline Delays
- Space-Saving (3mm x 3mm), 16-Pin, TQFN Package

### Ordering Information


PART	TEMP RANGE	PIN-PACKAGE
MAX1332ETE*	-40°C to +85°C	16 TQFN-EP** (3mm x 3mm)
MAX1333ETE	-40°C to +85°C	16 TQFN-EP** (3mm x 3mm)

\*Future product—contact factory for availability.

\*\*EP = Exposed paddle.

Selector Guide and Pin Configuration appear at end of data sheet.

### Typical Operating Circuit



SPI/QSPI are trademarks of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor Corp.

### M/X/M

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

AV <sub>DD</sub> to AGND (MAX1332) AV <sub>DD</sub> to AGND (MAX1333)	
DV <sub>DD</sub> to DGND.	
AGND to DGND	0.3V to +0.3V
SCLK, CNVST, SHDN, CHSEL, BIP/UNI,	
DOUT to DGND	0.3V to (DV <sub>DD</sub> + 0.3V)
AINOP, AINON, AIN1P, AIN1N, REF to	
AGND	
Maximum Current into Any Pin	±50mA

Continuous Power Dissipation (T <sub>A</sub> = +70°C) 16-Pin TQFN (derate 17.5mW/°C above +70°C)1398.6mW	
Operating Temperature Range	
MAX133_ETE40°C to +85°C	
Junction Temperature+150°C	
Storage Temperature Range60°C to +150°C	
Lead Temperature (soldering, 10s)+300°C	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS (MAX1332)**

 $(AV_{DD} = +4.75V \text{ to } +5.25V, DV_{DD} = +2.7V \text{ to } +3.6V, f_{SCLK} = 48MHz, V_{REF} = 4.096V, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY (BIP/UNI = DGN	D) (Note 1)		•			
Resolution	Ν		12			Bits
Integral Nonlinearity	INL			±0.6	±1.0	LSB
Differential Nonlinearity	DNL			±0.6	±1.0	LSB
Offset Error				±0.9	±3.0	LSB
Gain Error				±0.6	±6.0	LSB
Offset-Error Temperature Coefficient				±0.2		ppm/°C
Gain-Error Temperature Coefficient				±1.1		ppm/°C
DYNAMIC SPECIFICATIONS (A	N = -0.2dBFS,	f <sub>IN</sub> = 525kHz, BIP/ <del>UNI</del> = DV <sub>DD</sub> , unless	otherwise note	d) (Note	1)	
Signal-to-Noise Ratio	SNR		70	71.5		dB
Signal-to-Noise Plus Distortion	SINAD		70	71.4		dB
Total Harmonic Distortion	THD			-93	-84	dBc
Spurious-Free Dynamic Range	SFDR		84	93		dBc
Channel-to-Channel Isolation				76		dB
Full-Linear Bandwidth		SINAD > 68dB		2		MHz
Full-Power Bandwidth				6		MHz
Small-Signal Bandwidth				6		MHz
CONVERSION RATE						
Minimum Conversion Time	<b>t</b> CONV	Figure 5			271	ns
Maximum Throughput Rate			3			Msps
Minimum Track-and-Hold Acquisition Time	tacq	Figure 5			52	ns

### ELECTRICAL CHARACTERISTICS (MAX1332) (continued)

 $(AV_{DD} = +4.75V \text{ to } +5.25V, DV_{DD} = +2.7V \text{ to } +3.6V, f_{SCLK} = 48MHz, V_{REF} = 4.096V, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Aperture Delay	t <sub>AD</sub>	Figure 21		<10		ns
Aperture Jitter	taj	Figure 21		<10		ps
DIFFERENTIAL ANALOG INPUT	S (AINOP, AIN	NON, AIN1P, AIN1N)				
Differential Input Voltage Range	N	BIP/UNI = DGND	0		VREF	V
(Vain_p - Vain_n)	VIN	$BIP/\overline{UNI} = DV_{DD}$	-V <sub>REF</sub> / 2		+V <sub>REF</sub> / 2	
			AGND		$AV_{DD}$	
Absolute Input Voltage Range			- 50mV		+	V
					50mV	
DC Leakage Current	ILKG				±1	μA
Input Capacitance	C <sub>IN</sub>			14		pF
REFERENCE INPUT (REF)						
	\/		1.0		AVDD	V
REF Input Voltage Range	VREF		1.0		+ 50mV	V
	0			14	00111	
REF Input Capacitance	CREF			14	. 10	pF
REF DC Leakage Current DIGITAL INPUTS (SCLK, CNVST					±10	μA
DIGITAL INPUTS (SCLK, CNVST		EL, BIP/ONI)				
Input-Voltage Low	VIL				0.3 x DV <sub>DD</sub>	V
			0.7 x			
Input-Voltage High	VIH		DVDD			V
Input Hysteresis				100		mV
Input Leakage Current	lilkg			±0.2	±5	μA
Input Capacitance	CIN			15		рF
DIGITAL OUTPUT (DOUT)						
Output-Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 5mA			0.4	V
Output-Voltage High	V <sub>OH</sub>	I <sub>SOURCE</sub> = 1mA	DV <sub>DD</sub> - 0.5			V
Tri-State Leakage Current	ILKGT	Between conversions, CNVST = DV <sub>DD</sub>			±1	μA
Tri-State Output Capacitance	COUT	Between conversions, CNVST = DV <sub>DD</sub>		15		pF
POWER REQUIREMENTS			1			
Analog Supply Voltage	AVDD		4.75		5.25	V
Digital Supply Voltage	DVDD		2.7		3.6	V
Apples Queply Queent	1	Normal mode; average current (f <sub>SAMPLE</sub> = 3MHz, f <sub>SCLK</sub> = 48MHz)		11	12	mA
Analog Supply Current	IAVDD	Partial power-down mode		3.5	6	
		Full power-down mode		0.1	2	μA

### **ELECTRICAL CHARACTERISTICS (MAX1332) (continued)**

(AV<sub>DD</sub> = +4.75V to +5.25V, DV<sub>DD</sub> = +2.7V to +3.6V, f<sub>SCLK</sub> = 48MHz, V<sub>REF</sub> = 4.096V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	SYMBOL CONDITIONS		ТҮР	MAX	UNITS
Digital Supply Current		Average current (f <sub>SAMPLE</sub> = 3MHz, f <sub>SCLK</sub> = 48MHz, zero-scale input)		4.5	7	mA
	IDVDD	Power-down (f <sub>SCLK</sub> = 48MHz), CNVST = DV <sub>DD</sub>		15	30	
		Static; all digital inputs are connected to DV <sub>DD</sub> or DGND		0.2	2	μA
Power-Supply Rejection	PSR	$AV_{DD} = 4.75V$ to 5.25V, full-scale input			±2	mV

### TIMING CHARACTERISTICS (MAX1332) (Figure 4)

 $(AV_{DD} = +4.75V \text{ to } +5.25V, DV_{DD} = +2.7V \text{ to } +3.6V, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SCLK Clock Period	tCP		20.8			ns
SCLK Pulse Width	tspw		6			ns
CNVST Rise to DOUT Disable	tCRDD		15			ns
CNVST Fall to DOUT Enable	<b>t</b> CFDE		15			ns
CHSEL to CNVST Fall Setup	tCHCF		40			ns
BIP/UNI to CNVST Fall Setup	<b>t</b> BUCF		40			ns
CNVST Fall to CHSEL Hold	<b>t</b> CFCH		0			ns
SCLK Fall to BIP/UNI Hold	<b>t</b> CFBU		0			ns
DOUT Remains Valid After SCLK	<b>t</b> DHOLD	C <sub>LOAD</sub> = 0pF (Note 2)	1	2		ns
SCLK Rise to DOUT Transition	<b>t</b> DOT	$C_{LOAD} = 30 pF$			6	ns
CNVST to SCLK Rise	<b>t</b> SETUP		6			ns
SCLK Rise to CNVST	thold		0			ns
CNVST Pulse Width	tcsw		6			ns
Minimum Recovery Time (Full Power-Down)	tfpd	From CNVST fall or SHDN rise			4	μs
Minimum Recovery Time (Partial Power-Down)	tppD	From CNVST fall			500	ns

Note 1: Tested with AV<sub>DD</sub> = 4.75V and DV<sub>DD</sub> = +2.7V.

Note 2: Guaranteed by design, not production tested.

### **ELECTRICAL CHARACTERISTICS (MAX1333)**

 $(AV_{DD} = +2.7V \text{ to } +3.6V, DV_{DD} = +2.7V \text{ to } AV_{DD}, f_{SCLK} = 32MHz, V_{REF} = 2.5V, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 3) (BIP/U	NI = DGND)	·				•
Resolution	Ν		12			Bits
Relative Accuracy	INL			±0.6	±1.0	LSB
Differential Nonlinearity	DNL			±0.6	±1.0	LSB
Offset Error				±0.9	±3.0	LSB
Gain Error				±0.6	±6.0	LSB
Offset-Error Temperature Coefficient				±1.1		ppm/°C
Gain-Error Temperature Coefficient				±0.2		ppm/°C
DYNAMIC SPECIFICATIONS (A	N = -0.2dBFS,	f <sub>IN</sub> = 525kHz, BIP/ <del>UNI</del> = DV <sub>DD</sub> , unless	otherwise note	d) (Note	3)	
Signal-to-Noise Ratio	SNR		70	71.5		dB
Signal-to-Noise Plus Distortion	SINAD		70	71.4		dB
Total Harmonic Distortion	THD			-93	-86.5	dBc
Spurious-Free Dynamic Range	SFDR		83.5	93		dBc
Channel-to-Channel Isolation				76		dB
Full-Linear Bandwidth		SINAD > 68dB		1.7		MHz
Full-Power Bandwidth				5.5		MHz
Small-Signal Bandwidth				5		MHz
CONVERSION RATE						
Minimum Conversion Time	tCONV	Figure 5			406	ns
Maximum Throughput Rate			2.0			Msps
Minimum Track-and-Hold Acquisition Time	tacq	Figure 5			78	ns
Aperture Delay	t <sub>AD</sub>	Figure 21		<10		ns
Aperture Jitter	t <sub>AJ</sub>	Figure 21		<10		ps
DIFFERENTIAL ANALOG INPUT	S (AINOP, AI	NON, AIN1P, AIN1N)	ŀ			
Differential Input Voltage Range		BIP/UNI = DGND	0		VREF	V
(VAIN_P - VAIN_N)	Vin	$BIP/\overline{UNI} = DV_{DD}$	-V <sub>REF</sub> / 2		+V <sub>REF</sub> / 2	V
Absolute Input Voltage Range			AGND - 50mV		AV <sub>DD</sub> + 50mV	V
DC Leakage Current	ILKG				±1	μA

### **ELECTRICAL CHARACTERISTICS (MAX1333) (continued)**

 $(AV_{DD} = +2.7V \text{ to } +3.6V, DV_{DD} = +2.7V \text{ to } AV_{DD}, f_{SCLK} = 32MHz, V_{REF} = 2.5V, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

UNITS	MAX	ТҮР	MIN	CONDITIONS	SYMBOL	PARAMETER
pF		14			CIN	Input Capacitance
·				-		REFERENCE INPUT (REF)
	AV <sub>DD</sub>					
V	+		1.0		VREF	REF Input Voltage
	50mV					
pF		14			CREF	REF Input Capacitance
μA	±10				IREF	REF DC Leakage Current
				EL, BIP/UNI)	SHDN, CHS	DIGITAL INPUTS (SCLK, CNVST,
V	0.3 x DV <sub>DD</sub>				VIL	Input-Voltage Low
+			0.7			
V			0.7 x DV <sub>DD</sub>		VIH	Input-Voltage High
mV		100	0,00			Input Hysteresis
μA	±5	±0.2			lilkg	Input Leakage Current
ρF	±0	15			CIN	Input Capacitance
рі		10			OIN	DIGITAL OUTPUT (DOUT)
V	0.4			I <sub>SINK</sub> = 5mA	Vol	Output-Voltage Low
			DV <sub>DD</sub> -			
V			0.5	ISOURCE = 1mA	VOH	Output-Voltage High
μA	±1			Between conversions, CNVST = DV <sub>DD</sub>	ILKGT	Tri-State Leakage Current
pF		15		Between conversions, CNVST = DV <sub>DD</sub>	Cout	Tri-State Output Capacitance
<u> </u>						POWER REQUIREMENTS
V	3.6		2.7		AVDD	Analog Supply Voltage
V	AV <sub>DD</sub>		2.7		DV <sub>DD</sub>	Digital Supply Voltage
mA	11.5	9.5		Normal mode; average current (f <sub>SAMPLE</sub> = 2MHz, f <sub>SCLK</sub> = 32MHz)		
1	4	3.3		Partial power-down mode	IAVDD	Analog Supply Current
μA	2	0.1		Full power-down mode		
				Average current (f <sub>SAMPLE</sub> = 2MHz, f <sub>SCLK</sub> =		
mA	5.4	3		32MHz, zero-scale input)		
	20	10		Power-down (f <sub>SCLK</sub> = 32MHz, CNVST = DV <sub>DD</sub> )	IDVDD	Digital Supply Current
μA	2	0.2		Static; all digital inputs are connected to DV <sub>DD</sub> or DGND		
mV	±3			$AV_{DD} = 2.7V$ to 3.6V, full-scale input	PSR	Positive Supply Rejection
	2			DV <sub>DD</sub> ) Static; all digital inputs are connected to DV <sub>DD</sub> or DGND		

### TIMING CHARACTERISTICS (MAX1333) (Figure 4)

 $(AV_{DD} = +2.7V \text{ to } +3.6V, DV_{DD} = +2.7V \text{ to } AV_{DD}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Clock Period	tCP		31.2			ns
SCLK Pulse Width	tCPW		10			ns
CNVST Rise to DOUT Disable	tCRDD		15			ns
CNVST Fall to DOUT Enable	<b>t</b> CFDE		15			ns
CHSEL to CNVST Fall Setup	<b>t</b> CHCF		50			ns
BIP/UNI to CNVST Fall Setup	<b>t</b> BUCF		50			ns
CNVST Fall to CHSEL Hold	<b>t</b> CFCH		0			ns
SCLK Fall to BIP/UNI Hold	<b>t</b> CFBU		0			ns
DOUT Remains Valid After SCLK	<b>t</b> DHOLD	$C_{LOAD} = 0pF$ (Note 4)	1	2		ns
SCLK Rise to DOUT Transition	tdot	$C_{LOAD} = 30 pF$			6	ns
CNVST to SCLK Rise	<b>t</b> SETUP		6			ns
SCLK Rise to CNVST	thold		0			ns
CNVST Pulse Width	tcsw		6			ns
Minimum Recovery Time (Full Power-Down)	tFPD	From CNVST fall or SHDN rise			4	μs
Minimum Recovery Time (Partial Power-Down)	tppD	From CNVST fall			500	ns

**Note 3:** Tested with  $AV_{DD} = DV_{DD} = +2.7V$ .

Note 4: Guaranteed by design, not production tested.






Figure 1. Load Circuits for Enable/Disable Times


### **Typical Operating Characteristics**


 $(AV_{DD} = +5V, DV_{DD} = +3V, V_{REF} = 4.096V, f_{SCLK} = 64MHz. T_A = +25^{\circ}C, unless otherwise noted.)$ 

### MAX1332











AVDD SUPPLY CURRENT vs. TEMPERATURE



AV<sub>DD</sub> SUPPLY CURRENT vs. AV<sub>DD</sub>






### **Typical Operating Characteristics (continued)**


 $(AV_{DD} = +5V, DV_{DD} = +3V, V_{REF} = 4.096V, f_{SCLK} = 64MHz. T_A = +25^{\circ}C, unless otherwise noted.)$ 

### MAX1332



**Typical Operating Characteristics (continued)** 


(AV<sub>DD</sub> = +3V, DV<sub>DD</sub> = +3V, V<sub>REF</sub> = 2.5V,  $f_{SCLK}$  = 40MHz.  $T_A$  = +25°C, unless otherwise noted.)



### **Typical Operating Characteristics (continued)**

 $(AV_{DD} = +3V, DV_{DD} = +3V, V_{REF} = 2.5V, f_{SCLK} = 40MHz, T_A = +25^{\circ}C, unless otherwise noted.)$ 

### **MAX1333**



MIXIM

### **Pin Description**

PIN	NAME	FUNCTION
1	AINOP	Positive Analog-Input Channel 0
2	AINON	Negative Analog-Input Channel 0
3	AIN1P	Positive Analog-Input Channel 1
4	AIN1N	Negative Analog-Input Channel 1
5	REF	External Reference Voltage Input. $V_{REF}$ = 1V to (AV_{DD} + 50mV). Bypass REF to AGND with a 0.1 $\mu F$ and a 1 $\mu F.$
6	SHDN	Shutdown Input. Pull SHDN low to enter full power-down mode. Drive SHDN high to resume normal operation regardless of previous software entered into power-down mode.
7	BIP/UNI	Analog-Input-Mode Select. Drive BIP/UNI high to select bipolar-input mode. Pull BIP/UNI low to select unipolar-input mode.
8	AGND	Analog Ground. Connect all AGNDs and EP to the same potential.
9	CHSEL	Channel-Select Input. Drive CHSEL high to select channel 1. Pull CHSEL low to select channel 0.
10	CNVST	Conversion-Start Input. The first rising edge of CNVST powers up the MAX1332/MAX1333 and begins acquiring the analog input. A falling edge samples the analog input and starts a conversion. CNVST also controls the power-down mode of the device (see the <i>Partial Power-Down (PPD) and Full Power-Down (FPD) Mode</i> section).
11	SCLK	Serial-Clock Input. Clocks data out of the serial interface. SCLK also sets the conversion speed.
12	DOUT	Serial-Data Output. Data is clocked out on the rising edge of SCLK (see the <i>Starting a Conversion</i> section).
13	DV <sub>DD</sub>	Positive-Digital-Supply Input. DV <sub>DD</sub> is the positive supply input for the digital section of the MAX1332/MAX1333. Connect DV <sub>DD</sub> to a 2.7V to 3.6V power supply. Bypass DV <sub>DD</sub> to DGND with a 0.1 $\mu$ F capacitor in parallel with a 1 $\mu$ F capacitor. Place the bypass capacitors as close to the device as possible.
14	DGND	Digital Ground. Ensure that the potential difference between AGND and DGND is less than ±0.3V.
15	AV <sub>DD</sub>	Positive-Analog-Supply Input. AV <sub>DD</sub> is the positive supply input for the analog section of the MAX1332/MAX1333. Connect AV <sub>DD</sub> to a 4.75V to 5.25V power supply for the MAX1332. Connect AV <sub>DD</sub> to a 2.7V to 3.6V power supply for the MAX1333. Bypass AV <sub>DD</sub> to AGND with a 0.1 $\mu$ F capacitor in parallel with a 1 $\mu$ F capacitor. Place the bypass capacitors as close to the device as possible.
16	AGND	Analog Ground. Connect all AGNDs and EP to the same potential.
	EP	Exposed Paddle. Internally connected to AGND. Connect the exposed paddle to the analog ground plane.

### **Detailed Description**

The MAX1332/MAX1333 use an input track and hold (T/H) circuit along with a successive-approximation register (SAR) to convert a differential analog input signal to a digital 12-bit output. The serial interface requires only three digital lines (SCLK, CNVST, and DOUT) and provides easy interfacing to microcontrollers ( $\mu$ Cs) and DSPs. Figure 2 shows the simplified block diagram for the MAX1332/MAX1333.

### **Power Supplies**

The MAX1332/MAX1333 accept two power supplies that allow the digital noise to be isolated from sensitive analog circuitry. For both the MAX1332 and MAX1333, the digital power-supply input accepts a supply voltage of +2.7V to +3.6V. However, the supply voltage range for the analog power supply is different for each device. The MAX1332 accepts a +4.75V to +5.25V analog power supply, and the MAX1333 accepts a +2.7V to +3.6V analog power supply. See the *Layout, Grounding, and Bypassing* section for information on how to isolate digital noise from the analog power input.

The MAX1332/MAX1333s' analog power supply consists of one AV<sub>DD</sub> input, two AGND inputs, and the exposed paddle (EP). The digital power input consists of one DV<sub>DD</sub> input and one DGND input. Ensure that the potential on both AGND inputs is the same. Furthermore, ensure that the potential between AGND and DGND is limited to  $\pm 0.3V$ . Ideally there should be no potential difference between AGND and DGND. There are no power sequencing issues between AV<sub>DD</sub> and DV<sub>DD</sub>. The analog and digital power supplies are insensitive to power-up sequencing.

### **True-Differential Analog Input T/H**

The equivalent input circuit of Figure 3 shows the MAX1332/MAX1333s' input architecture, which is composed of a T/H, a comparator, and a switched-capacitor DAC. On power-up, the MAX1332/MAX1333 enter full power-down mode. Drive CNVST high to exit full power-down mode and to start acquiring the input. The positive input capacitor is connected to AIN\_P and the negative input capacitor is connected to AIN\_N. The T/H enters its hold mode on the falling edge of CNVST and the ADC starts converting the sampled difference between the analog inputs. Once a conversion has been initiated, the T/H enters acquisition mode for the next conversion on the 13th falling edge of SCLK after CNVST has been transitioned from high to low.

The time required for the T/H to acquire an input signal is determined by how quickly its input capacitance is charged. If the input signal's source impedance is high,




Figure 2. Simplified Functional Diagram

the acquisition time lengthens. The acquisition time,  $t_{ACQ}$ , is the minimum time needed for the signal to be acquired. It is calculated by the following equation:

$$t_{ACQ} \ge k \times (R_{SOURCE} + R_{IN}) \times C_{IN}$$

where:

$$k = 9 \approx \ln(2 \times 2N)$$

The constant k is the number of RC time constants required so that the voltage on the internal sampling capacitor reaches N-bit accuracy, i.e., so that the difference between the input voltage and the sampling capacitor voltage is equal to 0.5 LSB. N = 12 for the MAX1332/MAX1333.

 $R_{IN} = 250\Omega$  is the equivalent differential analog input resistance,  $C_{IN} = 14pF$  is the equivalent differential analog input capacitance, and  $R_{SOURCE}$  is the source impedance of the input signal. Note that  $t_{ACQ}$  is never less than 52µs for the MAX1332 and 78µs for the MAX1333, and any source impedance below 160 $\Omega$  does not significantly affect the ADC's AC performance.

### Input Bandwidth

The ADC's input-tracking circuitry has a 5MHz smallsignal bandwidth, making it possible to digitize highspeed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band




Figure 3a. Equivalent Input Circuit (Acquisition Mode)




Figure 3b. Equivalent Input Circuit (Hold/Conversion Mode)

of interest, lowpass or bandpass filtering is recommended to limit the bandwidth of the input signal.

### **Input Buffer**

To improve the input signal bandwidth under AC conditions, drive the input with a wideband buffer (>50MHz) that can drive the ADC's input capacitance (14pF) and settle quickly. Most applications require an input buffer to achieve 12-bit accuracy. Although slew rate and bandwidth are important, the most critical input buffer specification is settling time. The sampling requires an acquisition time of 52µs for the MAX1332 and 78µs for the MAX1333. At the beginning of the acquisition, the ADC internal sampling capacitors connect to the analog inputs, causing some disturbance. Ensure the amplifier is capable of settling to at least 12-bit accuracy during this interval. Use a low-noise, low-distortion, wideband amplifier that settles quickly and is stable with the ADC's 14pF input capacitance.

See the Maxim website (www.maxim-ic.com) for application notes on how to choose the optimum buffer amplifier for an ADC application. The MAX4430 is one of the devices that is ideal for this application.

### Differential Analog Input Range and Protection

The MAX1332/MAX1333 produce a digital output that corresponds to the differential analog input voltage as long as the differential analog inputs are within the specified range. When operating in unipolar mode (BIP/ $\overline{\text{UNI}}$  = 0), the usable differential analog input range is from 0 to V<sub>REF</sub>. When operating in bipolar mode (BIP/ $\overline{\text{UNI}}$  = 1), the differential analog input range is from -V<sub>REF</sub>/2 to +V<sub>REF</sub>/2. In both unipolar and bipolar






Figure 4. Detailed Serial-Interface Timing




Figure 5. Interface Timing Sequence

modes, the input common-mode voltage can vary as long as the voltage at any single analog input (V<sub>AIN\_P</sub>, V<sub>AIN\_N</sub>) remains within 50mV of the analog power supply rails (AV<sub>DD</sub>, AGND).

As shown in Figure 3, internal protection diodes confine the analog input voltage within the region of the analog power-supply rails (AV<sub>DD</sub>, AGND) and allow the analog input voltage to swing from AGND - 0.3V to AV<sub>DD</sub> + 0.3V without damage. Input voltages beyond AGND - 0.3V and AV<sub>DD</sub> + 0.3V forward bias the internal protection diodes. In this situation, limit the forward diode current to 50mA to avoid damaging the MAX1332/MAX1333.

### \_Serial Digital Interface

### **Timing and Control**

Conversion-start and data-read operations are controlled by the CNVST and SCLK digital inputs. CNVST controls the state of the T/H as well as when a conversion is initiated. CNVST also controls the power-down mode of the device (see the *Partial Power-Down (PPD)* 



and Full Power-Down (FPD) Mode section). SCLK clocks data out of the serial interface and sets the conversion speed. Figures 4 and 5 show timing diagrams that outline the serial-interface operation.

### Starting a Conversion

On power-up, the MAX1332/MAX1333 enter full powerdown mode. The first rising edge of CNVST exits the full power-down mode and the MAX1332/MAX1333 begin acquiring the analog input. A CNVST falling edge initiates a conversion sequence. The T/H stage holds the input voltage; DOUT changes from high impedance to logic low; and the ADC begins to convert at the first SCLK rising edge. SCLK is used to drive the conversion process, and it shifts data out of DOUT. SCLK begins shifting out the data after the 4th rising edge of SCLK. DOUT transitions t<sub>DOT</sub> after each SCLK's rising edge and remains valid for t<sub>DHOLD</sub> after the next rising edge. The 4th rising clock edge produces the MSB of the conversion result at DOUT, and the MSB remains valid t<sub>DHOLD</sub> after the 5th rising edge of SCLK. Sixteen

MAX1332/MAX1333




Figure 6. Continuous Conversion with Burst or Continuous Clock




Figure 7. SPI Interface—Partial Power-Down

rising SCLK edges are needed to clock out the three leading zeros, 12 data bits, and a trailing zero. For continuous operation, pull CNVST high between the 14th and the 15th rising edges of SCLK. The highest throughput is achieved when performing continuous conversions. If CNVST is low during the rising edge of the 16th SCLK, the DOUT line goes to a high-impedance state on either CNVST's rising edge or the next SCLK's rising edge, enabling the serial interface to be shared by multiple devices. Figure 6 illustrates a conversion using a typical serial interface.

### Partial Power-Down (PPD) and Full Power-Down (FPD) Mode

Power consumption is reduced significantly by placing the MAX1332/MAX1333 in either partial power-down mode or full power-down mode. Partial power-down mode is ideal for infrequent data sampling and fast wake-up time applications. Once CNVST is transitioned from high to low, pull CNVST high any time after the 4th rising edge of the SCLK but before the 13th rising edge of the SCLK to enter partial power-down mode (see Figure 7). Drive CNVST low and then drive high before the 4th SCLK to remain in partial power-down mode. This reduces the supply current to 3.3mA. Drive CNVST low and allow at least 13 SCLK cycles to elapse before driving CNVST high to exit partial power-down mode.

Full power-down mode reduces the supply current to 0.2µA and is ideal for infrequent data sampling. To enter full power-down mode, the MAX1332/MAX1333 must first be in partial power-down mode. While in partial power-down mode, repeat the sequence used to enter partial power-down mode to enter full power-down mode (see Figure 8). Drive CNVST low and allow at least 13 SCLK cycles to elapse before driving CNVST high to exit full power-down mode.

Maintain a logic low or a logic high on SCLK and all digital inputs at  $DV_{DD}$  or DGND while in either partial power-down or full power-down mode to minimize power consumption.






Figure 8. SPI Interface—Full Power-Down




Figure 9. Unipolar Transfer Function

Another way of entering the full power-down mode is using the SHDN input. Drive SHDN to a logic low to put the device into the full power-down mode. Drive SHDN high to exit full power-down mode and return to normal operating mode. SHDN overrides any software-controlled power-down mode and every time it is deasserted, it places the MAX1332/MAX1333 in its normal mode of operation regardless of its previous state.




Figure 10. Bipolar Transfer Function

### **Transfer Function**

The MAX1332/MAX1333 output is straight binary in unipolar mode and is two's complement in bipolar mode. Figure 9 shows the unipolar transfer function for the MAX1332/MAX1333. Table 1 shows the unipolar relationship between the differential analog input voltage and the digital output code. Figure 10 shows the bipolar transfer function for the MAX1332/MAX1333. Table 2 shows the bipolar relationship between the differential analog input voltage and the digital output voltage and the digital output code.

### Table 1. Unipolar Code Table (MAX1332)

BINARY DIGITAL OUTPUT CODE D11-D0	HEXADECIMAL EQUIVALENT OF D11-D0	DECIMAL EQUIVALENT OF D11–D0 (CODE <sub>10</sub> )	DIFFERENTIAL INPUT VOLTAGE (V) (V <sub>REF</sub> = 4.096V )
1111 1111 1111	0xFFF	4095	+4.095 ±0.5 LSB
1111 1111 1110	0xFFE	4094	+4.094 ±0.5 LSB
1000 0000 0001	0x801	2049	+2.049 ±0.5 LSB
1000 0000 0000	0x800	2048	+2.048 ±0.5 LSB
0111 1111 1111	0x7FF	2047	+2.047 ±0.5 LSB
0000 0000 0001	0x001	1	+0.001 ±0.5 LSB
0000 0000 0000	0x000	0	+0.000 ±0.5 LSB

### Table 2. Bipolar Code Table (MAX1332)

TWO's-COMPLEMENT DIGITAL OUTPUT CODE D11-D0	HEXADECIMAL EQUIVALENT OF D11-D0	DECIMAL EQUIVALENT OF D11-D0 (CODE <sub>10</sub> )	DIFFERENTIAL INPUT VOLTAGE (V) (V <sub>REF</sub> = 4.096V)
0111 1111 1111	0x7FF	+2047	+2.047 ±0.5 LSB
0111 1111 1110	0x7FE	+2046	+2.046 ±0.5 LSB
0000 0000 0001	0x001	+1	+0.001 ±0.5 LSB
0000 0000 0000	0×000	0	0.000 ±0.5 LSB
1111 1111 1111	0xFFF	-1	-0.001 ±0.5 LSB
1000 0000 0001	0x801	-2047	-2.047 ±0.5 LSB
1000 0000 0000	0x800	-2048	-2.048 ±0.5 LSB

Determine the differential analog input voltage as a function of VREF and the digital output code with the following equation:

$$\Delta V_{AIN} = LSB \times CODE_{10} \pm 0.5 \times LSB$$

where:

$$\Delta V_{AIN} = V_{AIN_P} - V_{AIN_N}$$
$$LSB = \frac{V_{REF}}{212} = \frac{V_{REF}}{4096}$$

 $CODE_{10}$  = the decimal equivalent of the digital output code (see Tables 1 and 2).

±0.5 x LSB represents the quantization error that is inherent to any ADC.

When using a 4.096V reference, 1 LSB equals 1.0mV. When using a 2.5V reference, 1 LSB equals 0.61mV.

### **Applications Information**

### **External Reference**

The MAX1332/MAX1333 use an external reference between 1V and (AV<sub>DD</sub> + 50mV). Bypass REF with a 1µF capacitor in parallel with a 0.1µF capacitor to AGND for best performance (see the Typical Operating Circuit).

### **Connection to Standard Interfaces**

The MAX1332/MAX1333 serial interface is fully compatible with SPI, QSPI and MICROWIRE (see Figure 11). If a serial interface is available, set the µC's serial interface in master mode so the µC generates the serial clock. Choose a clock frequency based on the AVDD and DV<sub>DD</sub> amplitudes.

### SPI and MICROWIRE

When using SPI or MICROWIRE, the MAX1332/ MAX1333 are compatible with all four modes programmed with the CPHA and CPOL bits in the SPI or MICROWIRE control register. (This control register is in



the bus master, not the MAX1332/MAX1333.) Conversion begins with a CNVST falling edge. DOUT goes low, indicating a conversion is in progress. Two consecutive 1-byte reads are required to get the full 12 bits from the ADC. DOUT transitions on SCLK rising edges and is guaranteed to be valid t<sub>DOT</sub> later and remain valid until t<sub>DHOLD</sub> after the following SCLK rising edge. When using CPOL = 0 and CPHA = 0 or CPOL = 1 and CPHA = 1, the data is clocked into the  $\mu$ C on the following or next SCLK rising edge. When using CPOL = 1 and CPHA = 0, the data is clocked into the  $\mu$ C on the next falling edge. See Figure 11 for connections and Figures 12 and 13 for timing. See the *Timing Characteristics* table to determine the best mode to use.

**QSPI** Unlike SPI, which requires two 1-byte reads to acquire the 12 bits of data from the ADC, QSPI allows acquiring the conversion data with a single 16-bit transfer. The MAX1332/MAX1333 require 16 clock cycles from the  $\mu$ C to clock out the 12 bits of data. Figure 14 shows a transfer using CPOL = 1 and CPHA = 1. The conversion result contains three zeros, followed by the 12 data bits and a trailing zero with the data in MSB-first format.

### DSP Interface to the TMS320C54\_

The MAX1332/MAX1333 can be directly connected to the TMS320C54\_ family of DSPs from Texas Instruments. Set the DSP to generate its own clocks or use external clock signals. Use either the standard or buffered serial port. Figure 15 shows the simplest interface between the MAX1332/MAX1333 and the TMS320C54\_, where the transmit serial clock (CLKX) drives the receive serial clock (CLKR) and SCLK, and the transmit frame sync (FSX) drives the receive frame sync (FSR) and CNVST.

For continuous conversion, set the serial port to transmit a clock and pulse the frame sync signal for a clock period before data transmission. Use the serial port configuration (SPC) register to set up with internal frame sync (TXM = 1), CLKX driven by an on-chip clock source (MCM = 1), burst mode (FSM = 1), and 16-bit word length (FO = 0).

This setup allows continuous conversions provided that the data transmit register (DXR) and the data-receive register (DRR) are serviced before the next conversion. Alternately, autobuffering can be enabled when using the buffered serial port to execute conversions and read the data without  $\mu$ C intervention. Connect DV<sub>DD</sub> to the TMS320C54\_ supply voltage. The word length can be set to 8 bits with FO = 1 to implement the power-




Figure 11. Common Serial-Interface Connections to the MAX1332/MAX1333

down modes. The CNVST pin must idle high to remain in either power-down state.

Another method of connecting the MAX1332/MAX1333 to the TMS320C54\_ is to generate the clock signals external to either device. This connection is shown in Figure 16 where serial clock (CLOCK) drives the receive serial clock (CLKR) and SCLK, and the convert signal (CONVERT) drives the receive frame sync (FSR) and CNVST.

The serial port must be set up to accept an external receive clock and external receive frame sync. Write the serial port configuration (SPC) register as follows:

- TXM = 0, external frame sync
- MCM = 0, CLKX is taken from the CLKX pin
- FSM = 1, burst mode
- FO = 0, data transmitted/received as 16-bit words

This setup allows continuous conversion provided that the data-receive register (DRR) is serviced before the next conversion. Alternately, autobuffering can be

CNVST											
SCLK		1			8	9				16	
DOUT -	HIGH IMPEDANCE		D11 D10	) X D9 X D8	D7 5	X D6 X	D5 X D4	X D3 X	D2 D1		HIGH IMPEDAN
		•	— 1ST BYTE READ —		►	•		2ND BYTE RE	AD		•




Figure 13. SPI/MICROWIRE Serial-Interface Timing—Continuous Conversion




Figure 14. QSPI Serial-Interface Timing




Figure 15. Interfacing to the TMS320C54\_ Internal Clocks




Figure 16. Interfacing to the TMS320C54\_ External Clocks



CNVST	
DOUT <u>D0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</u>	

Figure 17. DSP Interface—Continuous Conversion

CNVST
DOUT O X O X D11 X D10 X D9 X D8 X D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 X O } S O X O X O

Figure 18. DSP Interface—Single Conversion—Continuous/Burst Clock

enabled when using the buffered serial port to read the data without  $\mu$ C intervention. Connect DV<sub>DD</sub> to the TMS320C54\_ supply voltage.

The MAX1332/MAX1333 can also be connected to the TMS320C54\_ by using the data transmit (DX) pin to drive CNVST and the transmit clock (CLKX) generated internally to drive SCLK. A pullup resistor is required on the CNVST signal to keep it high when DX goes high impedance and write (0001)h to the data transmit register (DXR) continuously for continuous conversions. The power-down modes can be entered by writing (00FF)h to the DXR (see Figures 17 and 18).

### DSP Interface to the ADSP21\_\_\_

The MAX1332/MAX1333 can be directly connected to the ADSP21\_\_\_ family of DSPs from Analog Devices. Figure 19 shows the direct connection of the MAX1332/MAX1333 to the ADSP21\_\_\_. There are two modes of operation that can be programmed to interface with the MAX1332/MAX1333. For continuous conversions, idle CNVST low and pulse it high for one clock cycle during the LSB of the previous transmitted word. Configure the ADSP21\_\_\_ STCTL and SRCTL registers for early framing (LAFR = 0) and for an activehigh frame (LTFS = 0, LRFS = 0) signal. In this mode, the data-independent frame-sync bit (DITFS = 1) can be selected to eliminate the need for writing to the transmit data register more than once. For single conversions, idle CNVST high and pulse it low for the entire conversion. Configure the ADSP21\_ \_ STCTL and SRCTL registers for late framing (LAFR = 1) and for an active-low frame (LTFS = 1, LRFS = 1) signal. This is also the best way to enter the power-down modes by setting the word length to 8 bits (SLEN = 0111). Connect the DV<sub>DD</sub> pin to the ADSP21\_ \_ supply voltage (see Figures 17 and 18).

### Layout, Grounding, and Bypassing

For best performance, use PC boards. Wire-wrap boards must not be used. Board layout must ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the ADC package.

Figure 20 shows the recommended system ground connections. Establish an analog ground point at AGND and a digital ground point at DGND. Connect all other analog grounds to the analog ground point.



21




Figure 19. Interfacing to the ADSP21\_\_\_

Connect all digital grounds to the digital ground point. For lowest noise operation, make the power supply returns as low impedance and as short as possible. Connect the analog ground point to the digital ground point together at the IC.

High-frequency noise in the power supplies degrades the ADC's performance. Bypass AV<sub>DD</sub> to AGND with 0.1µF and 1µF bypass capacitors. Likewise, bypass DV<sub>DD</sub> to DGND with 0.1µF and 1µF bypass capacitors. Minimize capacitor lead lengths for best supply noise rejection. To reduce the effects of supply noise, a 10 $\Omega$  resistor can be connected as a lowpass filter to attenuate supply noise (see Figure 20).

### Exposed Paddle

The MAX1332/MAX1333 TQFN package has an exposed paddle on the bottom of the package, providing a very low thermal resistance path for heat removal from the IC, as well as a low-inductance path to ground. The pad is electrically connected to AGND on the MAX1332/ MAX1333 and must be soldered to the circuit board analog ground plane for proper thermal and electrical performance. Refer to the Maxim Application Note HFAN-08.1: *Thermal Considerations for QFN and Other Exposed Pad Packages*, for additional information.

### \_Definitions

### Integral Nonlinearity (INL)

INL is the deviation of the values on an actual transfer function from a straight line. For the MAX1332/ MAX1333, this straight line is between the end points of




Figure 20. Power-Supply Grounding Condition

the transfer function once offset and gain errors have been nullified. INL deviations are measured at every step and the worst-case deviation is reported in the electrical characteristics table.

### **Differential Nonlinearity (DNL)**

DNL is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function. For the MAX1332/ MAX1333, DNL deviations are measured at every step and the worst-case deviation is reported in the electrical characteristics table.

### **Offset Error**

Offset error is a figure of merit that indicates how well the actual transfer function matches the ideal transfer function at a single point. Typically, the point at which the offset error is specified is at or near the zero-scale of the transfer function or at or near the midscale of the transfer function.

For the MAX1332/MAX1333, operating with a unipolar transfer function, the ideal zero-scale digital output transition from 0x000 to 0x001 occurs at 0.5 LSB above AGND. Unipolar offset error is the amount of deviation between the measured zero-scale transition point and the ideal zero-scale transition point.

For the MAX1332/MAX1333, operating with a bipolar transfer function, the ideal midscale digital output transition from 0xFFF to 0x000 occurs at 0.5 LSB below AGND. Bipolar offset error is the amount of deviation






Figure 21. T/H Aperture Timing

between the measured midscale transition point and the ideal midscale transition point.

Gain error is a figure of merit that indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. For the MAX1332/MAX1333, the gain error is the difference of the measured full-scale and zero-scale transition points minus the difference of the ideal full-scale and zero-scale transition points.

For the unipolar input, the full-scale transition point is from 0xFFE to 0xFFF and the zero-scale transition point if from 0x000 to 0x001.

For the bipolar input, the full-scale transition point is from 0x7FE to 0x7FF and the zero-scale transition point is from 0x800 to 0x801.

### **Aperture Delay**

**Gain Error** 

Aperture delay  $(t_{AD})$  is the time defined between the falling edge of the CNVST and the instant when an actual sample is taken (Figure 21).

### Signal-to-Noise Ratio (SNR)

SNR is a dynamic figure of merit that indicates the converter's noise performance.

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

### $SNR_{dB[max]} = 6.02_{dB} \times N + 1.76_{dB}$

In reality, there are other noise sources such as thermal noise, reference noise, and clock jitter that also degrade SNR.

For the MAX1332/MAX1333, SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.

### Signal-to-Noise Plus Distortion (SINAD)

SINAD is a dynamic figure of merit that indicates the converter's noise and distortion performance.

SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset:

$$SINAD(dB) = 20 \times log \left[ \frac{SIGNAL_{RMS}}{(NOISE + DISTORTION)_{RMS}} \right]$$

### **Effective Number of Bits (ENOB)**

ENOB specifies the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a fullscale sinusoidal input waveform is computed from:

$$\mathsf{ENOB} = \frac{\mathsf{SINAD} - 1.76}{6.02}$$

### **Total Harmonic Distortion (THD)**

THD is a dynamic figure of merit that indicates how much harmonic distortion the converter adds to the signal.

THD is the ratio of the RMS sum of the first five harmonics of the fundamental signal to the fundamental itself. This is expressed as:

$$THD = 20 \times log\left(\frac{\sqrt{V2^2 + V3^2 + V4^2 + V5^2 + V6^2}}{V1}\right)$$

where  $V_1$  is the fundamental amplitude, and  $V_2$  through  $V_6$  are the amplitudes of the 2nd- through 6th-order harmonics.

# MAX1332/MAX1333

# 3Msps/2Msps, 5V/3V, 2-Channel, True-Differential 12-Bit ADCs

### Spurious-Free Dynamic Range (SFDR)

SFDR is a dynamic figure of merit that indicates the lowest usable input signal amplitude. SFDR is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spurious component, excluding DC offset. SFDR is specified in decibels relative to the carrier (dBc).

### Intermodulation Distortion (IMD)

IMD is the total power of the IM2 to IM5 intermodulation products to the Nyquist frequency relative to the total input power of the two input tones  $f_{IN1}$  and  $f_{IN2}$ . The individual input tone levels are at -7dBFS. The intermodulation products are as follows:

- 2nd-order intermodulation products (IM2): f<sub>IN1</sub> + f<sub>IN2</sub>, f<sub>IN2</sub> - f<sub>IN1</sub>
- 3rd-order intermodulation products (IM3): 2f<sub>IN1</sub> f<sub>IN2</sub>, 2f<sub>IN2</sub> - f<sub>IN1</sub>, 2f<sub>IN1</sub> + f<sub>IN2</sub>, 2f<sub>IN2</sub> + f<sub>IN1</sub>
- 4th-order intermodulation products (IM4): 3f<sub>IN1</sub> f<sub>IN2</sub>, 3f<sub>IN2</sub> - f<sub>IN1</sub>, 3f<sub>IN1</sub> + f<sub>IN2</sub>, 3f<sub>IN2</sub> + f<sub>IN1</sub>
- 5th-order intermodulation products (IM5): 3f<sub>IN1</sub> -2f<sub>IN2</sub>, 3f<sub>IN2</sub> - 2f<sub>IN1</sub>, 3f<sub>IN1</sub> + 2f<sub>IN2</sub>, 3f<sub>IN2</sub> + 2f<sub>IN1</sub>

### **Channel-to-Channel Isolation**

Channel-to-channel isolation is a figure of merit that indicates how well each analog input is isolated from the others. The channel-to-channel isolation for the MAX1332/MAX1333 is measured by applying a low-frequency 500kHz -0.5dBFS sine wave to the on channel while a high-frequency 900kHz -0.5dBFS sine wave is applied to the off channel. An FFT is taken for the on channel. From the FFT data, channel-to-channel crosstalk is expressed in dB as the power ratio of the 500kHz low-frequency signal applied to the on channel and the 900kHz high-frequency crosstalk signal from the off channel.

### Full-Power Bandwidth

A large -0.5dB FS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB. This point is defined as full-power input bandwidth frequency.

### Full-Linear Bandwidth

Full-linear bandwidth is the frequency at which the signal-to-noise plus distortion (SINAD) is equal to 68dB. The amplitude of the analog input signal is -0.5dBFS.


### Small-Signal Bandwidth

A small -20dBFS analog input signal is applied to an ADC in such a way that the signal's slew rate does not limit the ADC's performance. The input frequency is

then swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB.

### **Power-Supply Rejection (PSR)**

PSR is defined as the shift in offset error when the analog power supply is moved from 2.7V to 3.6V.



## **Selector Guide**


PART	AV <sub>DD</sub> (V)	MAX SAMPLING RATE (Msps)
MAX1332ETE	+5	3
MAX1333ETE	+3	2



PROCESS: BICMOS

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



MAX1332/MAX1333

25

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.